Model 674DM



40 MBPS ADVANCED DUAL PCM BIT SYNC MEZZANINE



















KEY FEATURES

- Two Independent Bit Syncs
 - Mounts to 1632AP PCle Dual Decom
- Multiple Program Controlled Inputs and Outputs
- Tunable Bit Rate Range
 - 8 bps to 40 Mbps, all codes
- Best in Class Noise Performance
 - within 0.50 db of theoretical
- Fast sync acquisition
 - within 50 bit transitions, typical
- Best in Class Sync Retention
 - to 1024 bits without transition
- Data Quality and Signal Test:
 - BERT / PRN BER Link Test Mode
 - Frame Sync PCM BER Monitor
 - Frame Lock/Loss Monitor
 - Eb/No Signal Quality Output
 - Viterbi Error Monitor / Stats
 - Data Simulator/Generator
- Processes all IRIG Codes Remote Software Operations
- Both ADAT WIN & LINUX and standalone Windows GUI Setup & Operation GUI's supported
 - Status of all Acroamatics Bit Syncs in a system or network may be controlled via a single interface, with drop down menus for individual cards. The software automatically recognizes all available bit syncs & their features.
 - Instant set-up store and recall

GENERAL DESCRIPTION

The Model The 674DM Advanced Digital PCM Bit Sync is a compact 'mezzanine' design that provides a high performance yet cost-effective bit sync add-on to Acroamatics' line of single slot PCIe multi-function PCM TM processing card products.

The 674DM is compatible with both legacy and new telemetry standards. Based on our 3rd generation bit sync design, it shares the latest techniques in FIR filtering, digital phase-locked loop, NCO clock reconstruction, and digital amplitude and offset control with Acroamatics best in-class dual channel PCIe 1631AP and 2430D unit range bit syncs.

Incorporating a leading-edge FPGA, this modern design delivers a significantly reduced parts count, improved reliability, and expanded capabilities - including options normally found only in box level and multi-card bit sync/ encoder designs. The 674DM supports options such as Frame Sync Pattern Verification, BERT, PRN and

programmable PCM simulator, and Convolutional encode/decode.

The Model 674DM PCM Bit Sync is fully compatible with legacy Acroamatics TDP system and remote Bit Sync utility software set-ups, easily meeting and exceeding all IRIG performance and functional requirements.



ACROAMATICS TELEMETRY SOFTWARE SUITE (ATSS)

Acroamatics' TDP family of products are delivered with Acroamatics Telemetry Software Suite (ATSS). ATSS offers superior data imaging, analysis, and system operations tools. This powerful operating system independent software package provides an extensible environment for setup and control of the TDPSS as well as recording, playback, real-time

and control of the TDPSS as well as recording, playback, real-time quick-look display, and precise post system analysis of the acquired telemetry measurement data.

The ATSS can be delivered for use on either a 64-bit Windows 10 (Secure Host Baseline validated) or Red Hat Enterprise Linux 7 Acroamatics telemetry processing platforms allowing the TDPSS system to be tailored to the customers preferred OS environment. Applicable DISA STIGs are applied and support is available to maintain compliance with the latest cyber security requirements. Acroamatics' high-performance telemetry processing solutions provide users a winning combination of unique architectural and functional advantages.



Model 674DM 40 MBPS ADVANCED DUAL PCM BIT SYNC MEZZANINE

TECHNICAL SPECIFICATIONS

Signal Inputs

Source Two Inputs, Operator Program selectable, per Bit Sync Channel (Direct to companion decom & external)

Isolation Greater than 60 dB at 20MHz

Program selectable: Hi-Z/Lo-Z. Single-ended: $4k\Omega/75\Omega$ (std) or differential: 150 Ohm or Hi-Z (opt) Impedance

0.2 to 20V p-p, Single-ended. Differential: 0.2 to 10V p-p, Differential (optional) Signal Level

DC Offset 20V max, Single-ended Hi-Z or 15V Max @ 75Ω

Tracks sinusoidal offsets to 100% p-p signal amplitude at 0.1% bit rate
Program selectable: NRZ-L/M/S, Biø-L/M/S, DBiø-M/S, DM-M/S, MDM-M/S, RZ Baseline Variation

PCM Codes Derandomizer Program selectable: RNRZ 9/11/15/17/23, forward/revers

Synchronization

Bit Rate Range 8 bps - 40 Mbps, All PCM Codes

0.1% of bit rate **Tuning Resolution**

Capture Range 3 times the programmed loopwidth, typical ±12% typical, with programmable limiter Tracking Range

0.1% to 3.2%, program selectable in 0.1% increments Loop Bandwidth

Sync Threshold OdB for NRZ-L and Biø-L codes

Sync Maintenance (LW=0.1%) -2dB NRZ-L and Biø-L codes

Sync Acquisition (LW=1.6%, SNR > 12dB) Typically less than 50 bit periods

Sync Retention (LW=0.1%, SNR > 3dB) Retains sync through > 1024 consecutive dropouts (LW=0.1%) to within 0.50 dB of ideal bit error rate performance curves Bit Error Rate

Data / Clock Outputs, NRZ-L Per Bit Sync

One each, NRZ-L data/clk pair, RS422/TTL (jumper, selectable) - operator program output selectable to INTER-NRZ-L Data

NAL (direct to host decom card via internal bus) or EXTERNAL (output pair directed to card external output BNC

or Triax cables)

Data Clock 0°, 90°, 180°, 270°, operator program selectable

Data Polarity Program selectable: normal/inverted

Data / Clock Outputs, Code (Dual PCM Encoder) Per Bit Sync

Program selectable: Recovered Data (Bit Sync NRZ-L Data/Clk - DEFAULT) or External data/clock (PROGRAM Data Source

SELECTABLE)

Outputs Three each: One each TTL data/clk (0° & 180°, selectable) Code (selectable) PCM and Clk, One each TTL data R

NRZL, One each

TAPE (code selectable) TTL or ±2 Volts balanced output, 50mA drive current

Program selectable: RNRZ 9/11/15/17/23, forward, reverse Randomizer

Program selectable: NRZ-L/M/S, Biø-L/M/S, DBiø-M/S, DM-M/S, MDM-M/S, RZ **PCM Codes**

External Data/Clock PCM Encoder Input Per Bit Sync

Signal Type Jumper selectable: RS422 or TTL

Impedance 120Ω RS422, 75Ω TTL Data Code

Program selectable: NRZ-L/M/S, Biø-L/M/S, DBiø-M/S, DM-M/S, MDM-M/S, RZ

Data Clock Program selectable: Normal/Inverted, 1x or 2x

Convolution Encoder/Decoder

Viterbi Decoder Rate 1/2, k=7: includes differential decoding, V.35 descrambling, and G2 invert (others available)

Symbol Formats Serial, parallel, and staggered parallel (others available)

Rate 1/2, k=7: includes differential encoder, V.35 scrambler, and G2 inverter (others available) Convolutional Encoder

Symbol Formats Serial, parallel, and staggered parallel (others available)

Format Generators/Synchronizer

Programmable frame length, sync pattern and mask Format Generator Synchronizer Source Recovered data, external data, or test generator

Synchronizer Strategy Pattern match in "search", programmable error limits for "check" and "lock" states

Other Features Bit slip enable, auto polarity enable, data source/ambiguity resolution

Bit Error Rate Tester

Transmitter Pattern PRN sequence: PN7, PN9, PN11, PN15 (forward/reverse) Pattern Clock Source Program selectable: Bit Rate Clock or External Clock

Program selectable: 64, 128, 256 bits Blanking

BER Sample Period Program selectable: 1E3 to 1E9 bit periods, or continuous accumulate

Variable Output 50mV to 5V P-P

Other Features Automatic pattern synchronization, forced error ON/OFF

Physical

Hosts Supported Plugs onto Models 1611P, 1626P, 1612P, 1622P (PCI), 1632AP (PCIe), or RS232 Standalone

Cooling Requirements 30 Linear FPM

Power Requirements +5VDC @ 1.25A, ±12VDC @0.25A

6.5" (16.51cm) H x 4.0" (10.16cm) W x .625" (1.5875cm) D Operating 0 to +40°C, non-operating –40 to +86°C Dimensions Temperature

Relative Humidity Up to 90% non-condensing

Shock/Vibration Operating 6G, Non-operating 25G / Operating 0.3G, 5 to 2000 Hz, Non-operating 0.8G, 5 to 500 Hz

Inquire today to learn more.